hen Sun Microsystems introduced its first workstation, the company could not have imagined how quickly workstations would revolutionize computing. The idea of a community of engineers, scientists, or researchers time-sharing on a single mainframe computer could hardly have become ancient any more quickly. The almost instant wide acceptance of workstations and desktop computers indicates that [hey were quickly recognized as giving the best and most flexible performance for the dollar.
hen Sun Microsystems introduced its first workstation, the company could not have imagined how quickly workstations would revolutionize computing. The idea of a community of engineers, scientists, or researchers time-sharing on a single mainframe computer could hardly have become ancient any more quickly. The almost instant wide acceptance of workstations and desktop computers indicates that [hey were quickly recognized as giving the best and most flexible performance for the dollar.
Desktop computers proliferated for three reasons. First, very large scale integration (VLSI) and wafer scale integration (WSI), despite some problems, increased the gate density of chips while dramatically lowering their production cost.' Moreover. increased gate density permits a more complicated processor, which in turn promotes parallelism.
Second, desktop computers distribute processing power to the user in an easily customized open architecture. Rcal-time applications that require intensive 110 and computation need not consume all the resources of a supercomputer. Also, desktop computers support high-definition screens with color and motion far exceeding those available with any multiple-user. shared-resource mainframe.
Third, economical. high-bandwidth networks allow desktop computers to share data. thus retaining the most appealing aspect of centralized computing, resource sharing. Moreover, networks allow the computers to share data with dissimilar computing machines. That is perhaps the most important reason for the acceptance of desktop computers. since all the performance in the world is worth little if the machine is isolated.
Today's workstations have redefined the way the computing community distributes processing resources, and tomorrow's machines will continue this trend with higher bandwidth networks and higher computational performance. One way to obtain higher computational performance is t o use special parallel coprocessors t o perform functions such as motion and color support of high-definition screens. Future computationally intensive applications suited for desktop computing machines include real-time text, speech, and image processing. These applications require massive parallelism.' Many computational tasks are by their very nature sequential: for other tasks the degree of parallelism varies. Therefore. a massively parallel computational architecture must maintain sufficient application flexibility and computational efficiency. It must be' reconfigurable to exploit application-dependent parallelisms, high-level-language programmable for task control and flexibility, scalable for easy extension to many applications. and capable of supportingsingle-instruction stream, multiple-data stream (SIMD) organizations for vector operations and multiple-instruction stream, multiple-data stream (MIMD) organizations to exploit nonhomogeneous parallelism requirements.
Systolic arrays are ideally qualified for computationally intensive applications. Whether functioningas a dedicated fixed-function graphics processor or a more complicated and flexible coprocessor shared across a network, asystolic array effectively exploits massive parallelism. Falling into an area between vector computers and massively parallel computers. systolic arrays typically combine intensive local communication and computation with decentralized parallelism in a compact package. They capitalize on regular, modular, rhythmic, synchronous. concurrent processes that require intensive, repetitive computation. While systolic arrays originally were used for fixed or special-purpose architectures, the systolic concept has be en extend e d t o genera 1 -purpose SIMD and MIMD architectures.
Why systolic arrays?
Ever since Kung proposed the systolic model..' its elegant solutions to demanding problems and its potential performance have attracted great attention. In physiology, the term sysfolicdescribes the contraction (systole) of the heart, which regularly sends blood to all cells of the body through the arteries, veins, and capillaries. Analogously. systolic computer processes perform operations in a rhythmic. incremental, cellular. and repetitive manner. The systolic computational rate is restricted by the array's U 0 operations. much as the heart con-
than processor arrays that execute systolic algorithms. Systolic arrays consist of elements that take one of the following forms:
a special-purpose cell with hardwired functions, a vector-computerlike cell with an instruction decoding unit and a processing unit, or a processor complete with a control unit and a processing unit. trols blood flow to the cells since it is the source and destination for all blood.J Although there is no widely accepted standard definition of systolic arrays and systolic cells. the following description serves as a working definition in this article (also see "Systolic array summary" below). Systolic arrays have balanced. uniform, gridlike architectures ( Figure I ) in which each line indicates a communication path and each intersection represents a cell or a systolic element. However, systolic arrays are more In all cases, the systolic elements or cells are customized for intensive local communications and decentralized parallelism. Because an array consists of cells of only one or, at most, a few kinds, it has regular and simple characteristics. The array usually is extensible with minimal difficulty.
Three factors have contributed to the systolic array's evolution into a leading approach for handling computationally intensive applications: technology advances, concurrency processing, and demanding scientific applicationsP
Technology advances. Advances in

Systolic array summary
Systolic array: A gridlike structure of special processing elements that processes data much like an n-dimensional pipeline. Unlike a pipeline, however, the input data as well as partial results flow through the array. In addition, data can flow in a systolic organization at multiple speeds in multiple directions. Systolic arrays usually have a very high rate of I/O and are well suited for intensive parallel operations.
Applications: Matrix arithmetic, signal processing, image processing, language recognition, relational database operations, data structure manipulation, and character string manipulation.
Special-purpose systolic array: An array of hardwired systolic processing elements tailored for a specific application. Typically, many tens or hundreds of cells fit on a single chip.
General-purpose systolic array: An array of systolic processing elements that can be adapted to a variety of applications via programming or reconfiguration.
Programmable systolic array: An array of programmable systolic elements that operates either in SIMD or MIMD fashion. Either the arrays interconnect or each processing unit is programmable and a program controls dataflow through the elements.
Reconfigurable systolic array: An array of systolic elements that can be programmed at the lowest level. FPGA (field-programmable gate array) technology allows the array to emulate hardwired systolic elements at a very low level for each unique application.
VLSI/WSI technology complement the systolic array's qualifications in the following ways:
Demanding scientific applications. The technology growth of the last three decades has produced computing environments that make it feasible to attack demanding scientific applications on a larger scale. Large-matrix multiplication, feature extraction, cluster analysis, and radar signal processing are only afew examples.'As recent history shows, when many computer users work on a wide variety of applications, they develop new applications requiringincreased Cellgranularity.The level of cell granularity directly affects t h e array's throughput and flexibility and determines the set of algorithms that it can efficiently execute. Each cell's basic operation can range from a logical or bitwise operation. to a word-level multiplication or addition. to a complete program. Granularity is subject to technology capabilities and limitations as well as design goals. For example. integration-substrate families have differSmaller and faster gatesallow a higher rate of on-chip communication because data has a shorter distance to travel.
Higher gate densities permit more complicated cells with higher individual and group performance. Granularity increases as word length increases, and concurrency increases with more complicated cells.
Economical design and fabrication processes produce less expensive systolic chips, even in small quantities. Better design tools allow arrays to be designed more efficiently. A systoliccell can be fully simulated before fabrication, reducing the chances that it will fail t o work as designed. Algorithms and mapping. Designers must be intimately familiar with the algorithms they are implementing on systolic arrays. Designing a systolic array heuristically from an algorithm is slow and error-prone, requiring simulation for verification and often producing aless-than-optimum algorithm. Thus, automatic array synthesis is an important research a r e a 6 At present. howevnous, intercellular communications.
Reliability. Asintegratedcircuits grow larger. designers must build in greater fault tolerance to maintain reliability, and diagnostics to verify proper operation. Concurrency processing. Past efforts to add concurrency to the conventional, von Neumann computer architecture have yielded coprocessors, multiple protiple homogeneous processors. Systolic ristics. arrays combine features from all of these architectures in a massively parallel architecture that can be integrated into existing platforms without a complete redesign. A systolic array can act as a coprocessor, can contain multiple proSystolic array cessing units. data pipelining. and mul-er, most array designs are based on heu-taxonomy Integration into existing systems. Generally, a systolic array is integrated into an existing host as a back-end processor. The array's high U0 requirements often make system integration a The term systolic array originally referred to special-purpose or fixed-function architectures designed as hardware implementations of a given algorithm. In mass quantities, the production of cessing units andlor processors, and can act as an n-dimensional pipeline. Although data pipelining reduces IiO requirements by allowing adjacent cells to reuse the input data, the systolic array's real novelty is its incremental instruction processing or computational pipelining.' Each cell computes an incremental result. and the computer derives the complete result by interpreting the incremental results from the entire array in a prespecified algorithmic format. significant problem. Because the existing IiO channel rarely satisfies the array's bandwidth requirement, a memory subsystem often must be added between the host and the systolic array to support data access and data multiplexing and demultiplexing. The memory subsystem can range from the complicated support and cluster processors in the Warp array to the simpler staging memory in the Splash array. (These systems will be discussed in greater detail later.) these arrays was manageable and economical, and, thus, they were well suited for common applications. But these designs were bound to the specific application at hand and were not flexible or versatile. Every time a systolic array was to be used on a new application, the manufacturer had to undertake the long, costly, and potentially risky process of designing. testing, and fabricating an application-specific integrated chip. Although the cost and risks of developing ASlCs have decreased in recent Table 1 shows a taxonomy of general-purpose and special-purpose systolic arrays.
Static Dynamic
Special-purpose architectures. Special-purpose systolic architectures are custom designed for each application. Few problems resist attack from systolic arrays, but some problems may require elegant algorithms. Generally speaking, the systolic design requires a performance algorithm that can be efficiently implemented with today's VLSI technology.
One area that easily utilizes systolic algorithms is matrix operations. Figure  2 illustrates the algorithm for the sum of a scalar product, computed in a single systolic element. After the cell is initialized. the a's and the b's are synchronously shifted through the processing element. The accumulator stores the sum of the a,b products. All the a and b data synchronously exits the processing element unmodified to be available for the next element. At the end ofprocessing, the sum of the products is shifted out of the accumulator. This principle easily extends to a matrix product. as shown in Figure 3 . The only difference between single-element processing and array processing is that the latter delays each additional column and row by one cycle so that the columns and rows line up for a matrix multiply. The product matrix is shifted out after completion of processing.
An obvious problem with this approach is that matrix products involving a matrix larger than the systolic array must be divided into a set of smaller matrix products. This resource and implementation problem affects all systolicarrays. Proper algorithm development compensates for the problem, but performance decreases nevertheless.
The matrix product example also demonstrates another problem with specialpurpose systolic arrays and hardware in ib-type data exits b-type data exits array general. The more specialized the hardware, the higher the performance: but cost per application also rises and flexibility decreases. Therein lies the attractiveness of general-purpose systolic architectures.
General-purpose architectures. The two basic types of general-purpose systolic arrays are the programmable model and the reconfigurable model. Recently. hybrid models have also been proposed.
In the programmable model, cell architectures and array architectures remain the same from application to application. However, a program controls data operations in the cells and data routing through the array. All communication paths and functional units are fixed, and the program determines when and which paths are utilized. One of the first programmable architectures was Carnegie Mellon's programmable systolic chip.
In the reconfigurable model, cell architectures as well as array architectures change from one application t o another. The architecture for each application appears as a special-purpose array. The primary means of implementing the reconfigurable model is FPGA technology. Splash was one of the early FPGA-based reconfigurable systolic arrays. A r r a y dimensions. We can further classify general-purpose and special-purpose systolic architectures by their array dimensions. The two most common structures are the linear array and the two-dimensional array. Linear systolic arrays are by default statically reconfigurable in one-dimensional space. Twodimensional arrays allow more efficient execution of complicated algorithms. Due t o I/O limitations. general-purpose systolic arrays of dimensions greater than two are not common.
Programmable array organization.
Programmable systolic arrays are programmable either at a high level or a low level. A t either level, programmable arrays can be categorized as either SIMD or MIMD machines. They are typically back-end processors with an additional buffer memory to handle the high systolic U0 rates. High-level programmable arrays usually are programmed in high-level languages and are word oriented. Low-level arrays are programmed in assembly language and are bit oriented. (Figure 4) operate similarly t o a vector processor. The host workstation preloads a controller and a memory, which are external to the array, with the instructions and data for the application. The systolic cells store no programs or instructions. Each cell's instruction-process-ing functional unit serves as a large decoder. Once the workstation enables execution, the controller sequences through the external memory, thus delivering instructions and data to the systolic array. Within the array, instructions are broadcast and all cells perform the same operation on different data. Adjacent cells may share memory, but generally no memory is shared by the entire array. After exiting the array, data is collected in the external buffer memory. SIMD-programmable systolic cells take less space on the VLSI wafer than their MIMD counterparts because they are simple instruction-processing elements requiring no program memory. Some may have a small amount of global memory, but generally no memory is shared by all the cells. Whenever data is to be shared by processors. it must be passed to the next cell. Thus, data availability becomes a very important issue. High-level MIMD systolic cells are very complicated. and usually only one fits on a single integrated chip. For example, the iWarp is a Warp cell without memory on a single chip. Local memory for each iWarp cell must be supplied by additional chips.
SZMD. SIMD systolic machines
Reconfigurable array organization.
Recent gate-density advances in FPGA technology have produced a low-level, reconfigurable systolic array architecture that bridges the gap between special-purpose arrays and the more versatile, programmable. general-purpose arrays. The FPGA architecture is unusual because a single hardware platform can be logically reconfigured as an exact duplicate of a special-purpose systolic array. Figure 6 shows the general organization of a reconfigurable array. The designer logically draws cell architectures on the workstation with a schematic editor (such as Mentor), converts the design to FPGA code with another utility, and then downloads the code in a few seconds to configure the FPGA architecture.x Reconfigurable systolic arrays do not fall into the SIMD or MIMD categories for the same reason that special-purpose systolic arrays do not. Reconfigurable arrays, like special-purpose arrays, are generally limited to VFIMD (very-few-instruction streams. multipledata streams) organization due to FPGA gate density. Instructions are implicit in the configuration of each cell; therefore, there is no need to download them from the workstation. Since special-purpose systolic architectures consist of a very few unique cells repeated throughout the array, the entire array also tends to be VFIMD. Purely reconfigurable architectures are fine-grain, low-level devices best suited for logical or bit manipulations. They typically lack the gate density to support high-level functions such as multiplication. Tables 2, 3 , and 4 list most of the recent programmable and reconfigurable, general-purpose systolic arrays reported in the literature. When information is unclear in the literature, the corresponding space in the table is left blank. The tables indicate three stages of product development: 
Architectural issues of programmable systolic arrays
To be effective. a programmable systolic architecture must adhere to the general principles of systolic arrays: regularity, simplicity, concurrency, and rhythmic communications. In addition.
the introduction of aprogrammable systolic cell with significant local memory has resulted in a new mode of operations: block processing. Block processing combines periods of intensive systolic IiO and periods of sequential von Neumann-style processing to form what is known as a pseudosystolic model.
Replicating and interconnecting a basic programmable systolic cell t o form an array carries out the regularity and simplicity principles, provided an appropriate algorithm and program are utilized. However. programmablecell-based architectures must introduce special features to address the systolic properties of concurrency, rhythmic communications, and block processing.
Concurrency. Two levels of concurrency are possible in a programmable systolic architecture: concurrency across cells and concurrency within cells, both implicit to hardwired designs. To make concurrency feasible in programmable systolic architectures, the designer must add special mechanisms that facilitate processing control.
Intercell concurrency. Coordination of concurrency control has always been inherent in a hardwired systolic design because it has been addressed at the algorithm development stage. The advent of the programmable systolic array required that innovative features be incorporated into designs to satisfy a programmable coordination requirement. Methods of program loading. memory initialization, program switching. and local memory access at the cell level had Broadcast data permits all cells of an array to be reset simultaneously with initial conditions and constants at the start of a processing block during nonsystolic modes of operation. The larger the array, the more efficiency it will gain from a broadcast data capability. to be identical. the array is performing SIMD operations. Instruction systolic urriiys" provide a precise low-level method of coordinating processing from cell to cell. In an ISA. instructions travel through the array with the data. The processed data passes with the original instruction from each cell to the next. An appropriately wide ISA instruction also has built-in microcodable parallelism. ISA algorithms can be lengthy and more difficult to develo p than algorithms for other SIMD and MIMD arrays. But they provide a way to uniquely specify concurrency across cells without an overly complicated circuit. Direct local memory access o r global rneniory. Status flags can be stored either in each cell's local memory or in a global memory. In the case of local memory, the controller must be able to directly access each cell's local memory t o determine flag status; otherwise, the controller must issue a request and wait for it to propagate through the array. When global memory is available. the controller obtains status information much more easily. Direct local memory access or global memory also facilitates initialization within a cell. The Saxpy-1M is one of the first systolic arrays with global memory.
Itifrace11 concurrency. Programmable cells require the ability to perform multiple similar or dissimilar operations simultaneously. Mechanisms incorporated into programmable systolic cells to support concurrency are all proven techniques that originated in conventional von Neumann processors: microcodable processing elements. duplication offunctional units, multiple data paths, sufficientlywide instruction words. and pipelining of functional units.
Rhythmic communications.
The principle of rhythmiccommunications clearly separates systolic arrays from other architectures. Programmability creates a more flexible systolic architecture. but the penalties are complexity and possible slowing of operations. When systolic cells are programmable, the issue of data availability arises. To minimize the performance degradation of programmable systolic designs, each cell's processing element must have data available when it is required. high-speed arithmetic capabilities, and the ability to transfer or store the processed data. Thus, each cell must have sufficient memory for data storage as well as program storage to facilitate intercell communications.
The following architectural features support rhythmic communications:
QueiLed //O streamlines cellular communi ca t i on s by a I lowing the source cell to send data t o the destination cell when the data is available. not when the destination cell is ready to accept it. Data exits the queue on a FIFO (first in. first out) basis that allows program computation to proceed irrespective of communications status. Queued IiO helps considerablywhen all cells are computing a single program that is skewed in time across the cells. A disadvantage is that this mechanism uses memory space that is expensive on VLSI wafers. Serial I/O reduces the bandwidth requirement on the systolic array's workstation machine, at the same time promoting rhythmic cellular communication. The resulting pro-grammable systolic array has bitserial cellular communications and word-wide operations in each cell. Each cell stores partial words until it receives the full word and then performs functional operations. Using more cells can partially offset t h e disadvantage of reduced throughput.
Multiple datu p a t h s provide the cell with fast, parallel internal and external communications. One or more data paths are dedicated to computational needs. another to cellular input operations, and yet another to cellular output operations. Systolicshared registers provide several benefits specifically for programmable systolic architectures. SSR architectures (Figure 7 ) provide a program-implicit means of streamlined dataflow. Each two adjacent processing elements share a small register memory. Data flows concurrently with computation as each processing element receives new data from the register memory upstream, operates on it, and directs it to the next register memory downstream. This architecture eliminates the requirement that data movement be explicitly specified, and dataflow through the array becomes a result of processing. The input register and the output register are specified by the instruction word. Therefore. bidirectional dataflow is a natural result. An SSR architecture is advantageous over queued 110 because communications do not occur on a FIFO basis. A disadvantage is that the register bank must be kept small to minimize access time and thus maximize systolic bandwidth. The small register makes programming difficult for some of the more complicated algorithms. Broudcast &ita eases systolic IiO requirements in certain instances by allowing all functional units and local memory of a cell to be initialized or set to a common variable at once. *Global datu eases systolic IiO requirements and the cell's storage requirements by keeping only one copy of the same data and allowing all cells t o share it. With proper global memory coherency. any modifications to global data are instantly available to other cells. Bidirectional und wrapuroutzd data-,flow must be explicitly specified in the program, whereas in hardwired designs dataflow is implicit. Bidirectional and wraparound dataflow can reduce the I/O bandwidth requirements of the external buffer memory by recirculating data within the array. More flexible dataflow also allows arrays to execute a wide variety of algorithms more efficiently.
Block processing, If each programmable systolic cell has significant local memory. block processing is possible in the systolic environment. During block processing, very little systolic I/O occurs, and each cell executes a series of instructions on local data. Once the cells generate an intermediate result, processing pauses while systolic IiO takes place, and new data is written to each cell's local memory.
Block processing on programmable systolic architectures can result in a more efficient. pseudosystolic operation in some applications for two reasons. First, the merger of von Neumann programmable cell architectures into a systolic array environment causes many of the same problems found in homogeneous multiprocessor systems. The serial nature of \'on Neumann machines interferes with the rhythmic systolic I/O of the array, causing an unacceptable amount of time wasted in waiting for data to become available. Block processing minimizes this wasted time in applications that can be divided into equal segments. Applications are divided into parallel tasks that utilize local data.
Second, for any systolic array, the bandwidth and size of the external memory are always the limiting factors on throughput and performance. Block processing reduces the array's systolic 1 1 0 requirements by reducing t h e amount of cellular IiO.
Important work has been done on characterizing block processing in a general-purpose systolic array.'" Block processing can be performed on either SIMD or MIMD programmable systolic machines. Requirements for efficient block processing include an appropriate algorithm and significant local memory in each cell. Other types of array communication such as broadcast data and global data are also desirable.
Architectural issues of reconfigurable systolic arrays
The primary architectural issues in designing a reconfigurable systolic array are the hardware platform of FPGAs and the class of algorithms t o be targeted to that platform. The number of FPGAs, their topology, and their gate density will determine the set of systolic architectures that can be synthesized and the set of systolic algorithms that can be implemented on that hardware platform. Reconfigurable systolic architectures are very interesting because the cell's architecture is actually programmed. Consequently, the architecture programmer has complete control over what architectural features are incorporated in each FPGA. Determining the cell architecture can be an iterative process that continuously refines the architecture until it satisfies application requirements.
FPGA architecture programming differs from conventional programming in that one programs the circuit's logical function, instead of programming a model of operations in a high-level language. Reconfiguring an F P G A is the same as logically drawing a new circuit. Therefore, an F P G A platform can assume any architecture that FPGA gate density and package pinout permit.
Communication and concurrency Reconfigurable architectures are also highly qualified for fault-tolerant computing. Reconfiguration can simply eliminate a bad cell from the array. Cell architectures can be configured around VLSI defects.
Architectural issues of hybrid arrays
High-level programmable arrays require extensive efforts tomap algorithms to high-level languages after algorithm development. When mapping is completed, the resulting system often is not as efficient as a system implemented in a fixed-function ASIC. On the other hand. low FPGA gate density makes it unlikely that large-grain tasks will ever be completely implemented in FPGAs or that reconfigurable arrays will replace conventional SlMD and MIMD architectures in the near future. Consequently, a natural step is to merge the two approaches, keeping their desirable aspects and discarding their undesirable aspects.
The hybrid SlMD architecture" (Figure 8) is best utilized for intensive floating-point computational applications but does not degrade in performance as much as high-level programmable arrays when significant logical or control operations are included. The hybrid design combines a commercial floatingpoint multiplier chip and an FPGA controller t o form a systolic cell. The commercial multiplier is used for its economy. speed, and package density: the FPGA closely binds the cell t o a specific application. Another project is attempting to integrate a hybrid general-purpose systolic array cell on a single chip.':
A recently developed simulator allows simulation and testing of the cell and the array design for a hybrid architecture." Unlike most commercially available computer-aided design utilities, which verify designs at the chip level, it verifies the performance of algorithms and architectures through simulation of the complete array. The simulator maintains the iterative nature of purely reconfigurable array design by facilitating tailoring of hybrid designs for specific applications.
Existing architectures
A review of projects initiated during the last decade shows that the trend was to develop large systolic array processors that require elaborate. customized host support. Warp. the Computer for Experimental Synthetic Aperture Radar, the Cellular Array Processor, and Saxpy-1M all require expensive and complicated I/O support -for the intensive instruction I/O as well as the data 1/0. These machines are highperformance supercomputers (200 MFLOPS, 320 MFLOPS, and 1,000 MFLOPS. respectively) with centralized concurrency, constructed to fill an existing performance gap.
The introduction of workstations into the workplace has changed the way a significant portion of the computing community views computers. Users demand improved desktop computing performance as applications continue to increase in size and complexity. Workstation architecture can always be improved. especially for emerging applications such as text and speech processing and gene matching. The more recent general-purpose systolic array projects (Brown, Micmacs, Splash) show that back-end systolic processors are effective in boosting a workstation's performance for these applications. These arrays are small enough that the host's open architecture with limited U0 bandwidth does not severely impact the array's performance for lowto moderate-level granularity. Small back-end systolic processors are also economically sound. For example. Splash consists of a two-board add-on set for a Sun workstation. One board supports the linear array. and the other supports a buffer memory. The set costs from $13,000 t o $35,000.'
Almost without exception, current research emphasizes reconfigurable cells, reconfigurable arrays, and hybrids of functional units embedded in reconfigurable FPGA arrays. Reconfigurable designs have proven to be unmatched for low-to moderate-granularity requirements but are not yet mature enough for high-granularity applications. In addition, as we have said. reconfigurable topologies and cells are highly fault-tolerant. Their fault tolerance is a configuration issue. not a design and fabrication issue.
Until FPGA chip density progresses to the point where a very large FPGA can achieve high-level granularity, hybrid architectures present perhaps the most practical means to a reconfigurable high-level systolic array. Hybrids make use of the most attractive features of programmable and reconfigurable methods while adding greater flexibility than either method.
No discussion of general-purpose systolic arrays is complete without addressing the issues of programming and configuration. High-level-language programming is desirable for promoting widespread use of programmable systolic back-end processors. Of the projects we surveyed. only the larger systems had mature programming environments. Currently, the smaller programmable arrays have implemented only assembly programming. As mentioned earlier, FPGA-configurable arrays are configured with the use of a schematic editor. One drawback of this approach is that it typically takes more effort than programming a programmable cell.' T he systolic array is a formidable approach to exploiting concurrencies in a computationally rhythmic and intensive environment. General-purpose systolic arrays provide an economical way to enhance computational performance by emphasizing concurrency and parallelism. Arrays ranging from low-level to high-level granularity have been applied to problems from bit-oriented pixel mapping t o 32-bit floating-point-based scientific computing. Systolic arrays hold great promise to be a pervasive form of concurrency processing. As a solution to the intensive computational performance requirements of tomorrow's applications, general-purpose systolic arrays cannot be overlooked. m
